

source/drain implant may be performed to extend source/drain regions 34 over the bottom portion of source/drain pockets 32. Either one of these well-known methods reduces the capacitance of the transistor, thereby improving transistor performance."

In the claims:

Amend claim 1 as follows:

1. (Thrice Amended) A field effect transistor comprising:

a region of semiconductor material doped a first conductivity type;

a source of first conductivity type and a drain of said first conductivity type, both said source and said drain disposed in said region of semiconductor material and separated by a counterdoped channel region disposed in said region of semiconductor material;

said counterdoped channel region having a first [doped] region of one of undoped or doped opposite conductivity type and a second doped region underlying the first [doped] region of said opposite conductivity type, said second doped region being the primary conduction channel of said transistor and having a [lower effective dopant concentration] greater charge-carrier mobility than said first [doped] region, said second doped region being the primary conduction channel between said source and said drain.

Amend claim 7 as follows:

7. (Thrice Amended) A semiconductor device comprising:

a substrate of a first conductivity type containing a plurality of field effect transistors, at least one of the field effect transistors having a counterdoped channel of opposite conductivity type, a source of said first conductivity type adjacent to the channel, a drain of said first

conductivity type adjacent to the channel and spaced from said source, all disposed in said substrate, and a gate overlying the channel;

said counterdoped channel comprising a first [doped] region of one of undoped or doped [said] opposite conductivity type and a second doped region underlying the first [doped] region of said opposite conductivity type, said second doped region having a [lower effective dopant concentration] greater charge-carrier mobility than said first [doped] region, said second doped region being the primary conduction channel between said source and said drain.

Amend claim 14 as follows:

14. (Thrice Amended) A method for forming a field effect transistor, comprising the steps of:

providing a region of semiconductor material doped a first conductivity type;

forming a source of said first conductivity type and a drain of said first conductivity type, both said source and said drain disposed in said region of semiconductor material and separated by a counterdoped channel region disposed in said region of semiconductor material;

forming said counterdoped channel region [formed] by forming [doping said channel region with] a first [dopant to form a first doped] region in said channel region of one of undoped or opposite conductivity type;

doping said channel region with a second dopant to form a second doped region underlying the first [doped] region of said opposite conductivity type, said second doped region having a [lower effective dopant concentration] greater charge-carrier mobility than said first [doped] region, said second doped region being the primary conduction channel between said source and said drain.

~~FIGURE 1E~~ Referring to FIGURE 1E, source/drain regions 34 are formed around source/drain pockets 32 using ion implantation. In this example, source/drain regions 34 are implanted with an n-type material such as arsenic.. Although source/drain pockets 32 are shown extending around and within source/drain region 34 and adjoining isolation trenches 20, it will be understood that source/drain pockets 32 may extend only along the inside portion of source/drain regions 34, the latter adjoining the channel region 24. Alternatively, a deeper source/drain implant may be performed to extend source/drain regions 34 over the bottom portion of source/drain pockets 32. Either one of these well-known methods reduces the capacitance of the transistor, thereby improving transistor performance.

Sub E21
D2
1. A field effect transistor comprising:

a region of semiconductor material doped a first conductivity type;

a source of first conductivity type and a drain of said first conductivity type, both said source and said drain disposed in said region of semiconductor material and separated by a counterdoped channel region disposed in said region of semiconductor material;

said counterdoped channel region having a first region of one of undoped or doped opposite conductivity type and a second doped region underlying the first region of said opposite conductivity type, said second doped region being the primary conduction channel of said transistor and having a greater charge-carrier mobility than said first region, said second doped region being the primary conduction channel between said source and said drain.

Sub H3
D3
7. A semiconductor device comprising:

a substrate of a first conductivity type containing a plurality of field effect transistors, at least one of the field effect transistors having a counterdoped channel of opposite conductivity type, a source of said first conductivity type adjacent to the channel, a drain of said first conductivity type adjacent to the channel and spaced from said source, all disposed in said substrate, and a gate overlying the channel;

said counterdoped channel comprising a first region of one of undoped or doped opposite conductivity type and a second doped region underlying the first region of said opposite conductivity type, said second doped region having a greater charge-carrier mobility than said first region, said second doped region being the primary conduction channel between said source and said drain.

14. A method for forming a field effect transistor, comprising the steps of:

providing a region of semiconductor material doped a first conductivity type;

forming a source of said first conductivity type and a drain of said first conductivity type,

both said source and said drain disposed in said region of semiconductor material and separated by a counterdoped channel region disposed in said region of semiconductor material;

forming said counterdoped channel region by forming a first region in said channel region of one of undoped or opposite conductivity type;

doping said channel region with a second dopant to form a second doped region underlying the first [doped] region of said opposite conductivity type, said second doped region having a greater charge-carrier mobility than said first region, said second doped region being the primary conduction channel between said source and said drain.